Abstract: In this study, design theory and analysis for the class E power amplifier (PA), considering the metal oxide semiconductor field effect transistor (MOSFET) parasitic input and output capacitances, are proposed. The input resistance and capacitances cause non-ideal input voltage at gate terminal, which affect the specifications of the class E PA. In the proposed study, non-linear drain-to-source, linear gate-to-drain and linear gate-to-source MOSFET parasitic capacitances are considered, while zero voltage and zero derivative switching conditions are achieved. Moreover, the input resistance and the value of the input voltage are taken into account in the design theory. According to the obtained results, the duty cycle of the MOSFET depends on the MOSFET threshold voltage, input voltage, input series resistance, and some other parameters, which will be explained in this study. A design example is finally given to describe the design procedure at 1 MHz operating frequency along with the experimental result. The circuit simulation is also performed using PSpice software. The measured results showed quantitative agreements with simulation and theory results.
Introduction
Power amplifier (PA) is a high power consuming block in any communication system. Therefore, high efficiency PAs are important in industrial and communication applications [1] [2] [3] [4] [5] [6] [7] . The class E PA is a good solution to achieve high efficiency, compared with the other classes of operation [8] [9] [10] [11] [12] [13] .
Recently, several analyses have been performed on the class E PA, considering the drain-to-source capacitance as a non-linear or linear shunt capacitance [14] [15] [16] [17] [18] [19] . Most of studies were carried out under the assumption of linear shunt capacitance. Recently, non-linear drain-to-source capacitance has become a subject of interest. Several studies show that it is indispensable to consider the non-linearity of drain-to-source capacitance.
The shunt capacitance is necessary to satisfy the class E zero voltage and zero derivative switching (ZVS and ZDS) conditions [20] [21] [22] [23] . These conditions are essential for the class E PA to achieve zero switching loss, low noise and high efficiency at high frequencies [24] [25] [26] [27] . However, the shunt capacitance is not the only element, affecting the ZVS and ZDS conditions. Moreover, some approaches suggested that it is important to consider the gate-to-drain capacitance [28] [29] [30] [31] . In [10, 19, [29] [30] [31] [32] [33] , the metal oxide semiconductor field effect transistor (MOSFET) drain-to-source and gate-to-drain parasitic capacitances are taken into account. Some of these approaches have assumed linear MOSFET drain-to-source parasitic capacitance [29] [30] [31] .
Analysis of class E ZVS PA with MOSFET non-linear drain-to-source parasitic capacitance at any grading coefficient is investigated in [10] . In this research the grading coefficient of the drain-to-source capacitance is assumed as a new degree of freedom in design of class E PA. However, the other parasitic elements, such as input capacitances and gate resistance are not considered.
In [29] , a class E PA is physically analysed. However, a straightforward design procedure for the circuit parameters is not proposed. In [30] , only the effect of feedback capacitance is investigated on the output current and the output power, while the other specifications of the class E amplifier are not mentioned. The effect of feedback capacitance (C gd ) is considered in [31] , but the switch voltage is approximated for the sake of simplicity. In [32, 33] the gate-to-source (C gs ) capacitance is also considered, however, the switch voltage equation is not obtained. The effects of the parasitic resistances of class E amplifier are studied in [34] , but the input parasitic elements are not considered in this research.
A class-E PA design considering MOSFET non-linear drain-to-source and non-linear gate-to-drain capacitances at any grading coefficient is investigated in [35] . The duty cycle of 0.5 and variable grading coefficients for drain-to-source and gate-to-drain capacitances are considered in the assumptions of this research.
To the best of the authors' knowledge, effects of the MOSFET gate resistance along with the MOSFET parasitic input and output capacitances have not been considered in any analysis of the class E PA, while the actual MOSFET models include these mentioned parasitic elements. The device parasitic elements can severely impact the performance of the class E PA, at high frequencies [29] . These parameters, however, should be considered, in the practical class E PA design and fabrication to have a more accurate design.
In the proposed analysis, the effects of the MOSFET parasitic input capacitances (C gs and C gd ) along with the parasitic output capacitance (C ds ) are investigated. Moreover, the effect of input series resistance (R s ) is investigated and the value of input switching voltage is taken into account. This consideration results in more accurate design in class E PA. In power MOSFETs, C ds and C gd , depend on the voltages across them because they are affected by depletion layers within the device [36] . However, C gs has only a small voltage change across it, consequently a small capacitance change. Hence, it is considered as a linear capacitance in this paper. The waveforms and the design equations are extracted for achieving the ZVS and ZDS conditions in the class E PA.
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Analysis and design equations
A typical class E PA structure is shown in Fig. 1a , consisting of a MOSFET as a switch device, DC supply voltage (V DC ), series resonant RLC filter, shunt capacitance (C sh ) and a dc-feed inductance (L RFC ). The shunt capacitance consists of MOSFET parasitic capacitance (C ds ) and an external capacitance, which only C ds is considered in this manuscript. The resonant inductor is divided into L r and L X . The L r with C form an ideal filter to resonant in the operating frequency and the L X shifts the phase of the output current [28] . The circuit which is used for analysis of the class E PA in the proposed paper is shown in Fig. 1b . C gs , C gd and C ds are specified in the figure, considered for theory analysis. The input series resistance is also shown in this figure (R S ), which represents both the MOSFET gate resistance and output resistance of the amplifier driver. The analyses and design equations in this paper are presented under the assumptions, given in Table 1 .
The relation between the currents of feedback capacitance (i gd ), dc-feed inductance (I DC ), load (i o ) and the non-linear capacitance (i ds ) can be obtained via a KCL node equation for the v s node as follows
(1)
According to the sixth assumption in Table 1 , during the first half of the period, the switch is off and i s is zero. Due to the high value of Q, the output current is sinusoidal wave and assumed to be
where, I m is the output current amplitude, θ = ωt, and j is the phase shift between source voltage and the output current. The non-linear shunt capacitance can be defined as [14] C ds = C j0
where, v s is the switch voltage, C j0 is the drain-to-source capacitance at v s = 0, and V bi is the built-in potential of the MOSFET body diode, which is typically from 0.5 to 0.9 V for silicon transistors. The gate-to-drain and gate-to-source parasitic capacitances are assumed linear and can be obtained as follows
and
C gso and C gdo are the gate-to-source and the gate-to-drain capacitances per unit gate width, given in the PSpice model. For obtaining the corresponding gate-to-source and the gate-to-drain parasitic capacitances they should be multiplied by the gate width, W, as shown in (4) and (5) . According to (2)- (5), (1) can be rewritten as
Integration from both sides of (6) gives the following equation
where θ 1 is the angle, in which the gate-to-source voltage has decreased to the threshold voltage of the MOSFET (Vth). Another C gs and C gd are linear capacitances, while C ds is a non-linear capacitance 4
The only shunt capacitance is the MOSFET C ds parasitic capacitance 5 gate to source voltage is not ideal and the input resistance is considered, as shown in Fig. 1b  6 input voltage is zero until 0 ≤ θ < π and equal to V in at π ≤ θ < 2π 7 gate to source and switch voltages begin from v gs (0) = V in and v s (0) = 0 at θ = 0 8 switch voltage is zero until the gate to source voltage decreases to threshold voltage (Vth) at θ 1 9 on resistance of the MOSFET is zero while the off resistance is infinite. Hence the MOSFET works as an ideal switch 10
The dc-feed inductance (L RFC ) is large enough to ignore the current ripple through it 11 output current is a pure sine wave at the output frequency, due to large assumption of loaded quality factor (Q = 10) of the output resonant circuit 12 ZVS and ZDS conditions do not lead to best efficiency when parasitic elements are considered; however, these conditions are assumed to solve the equations. The ZVS and ZDS conditions are, respectively, v s (π) = 0 and dvs(θ)/dθ = 0 at θ = π KCL at v gs node results in
where v in is the input voltage, which is a square wave and v gs is voltage of the gate-to-source capacitance. The relation between v gs and v s could be obtained from (7), which can be written as
The initial gate-to-source voltage at θ 1 is equal to Vth according to the eighth assumption. The parameters g and h(θ) are defined as
The describing deferential equation for the switching voltage can be obtained by substituting (6) and (9) in (8).
where k is defined as follows
Equation (12) does not have an analytical solution, but can be solved using numerical methods. The switch voltage for the MOSFET IRF530 is obtained from this equation, as shown in Fig. 2 . The values of necessary parameters to solve this equation are shown in Table 2 , acquired from the corresponding PSpice models of the IRF510 and IRF530. The ZVS and ZDS conditions can be satisfied in switch voltage. Applying these conditions in (12) , results in:
while applying the conditions in (6) and (8) result in
If we assume the high efficiency for the amplifier, the power relations can be written as
where output power (P o ) and DC power (P DC ) are defined as
Substituting (17) and (18) in (16), results in
Substituting (14) in (19) forms a quadratic equation, which one of the solution is
where A is defined as
The other solution is not acceptable. Then, according to (19) , the DC current (I DC ) will be obtained as
The DC voltage drop across the dc-feed inductance (L RFC ) is zero; therefore the average value of the switch voltage, among a period is equal to V DC
The value of j can be obtained, by substituting (20) and (22) in (15), while satisfying (23) . The switching voltage is zero during π ≤ θ < 2π, so the integration can be performed on the first half of the period in (23) . Equation (23) Fig. 2 . According to this figure, as these parameters change, the switch voltage moves and also affects the design parameters. As input voltage and input resistance increase, maximum switch voltage and θ 1 become larger. The value of θ 1 is shown in Fig. 2 for the case with 10 V input voltage and R S of 50 Ω. The higher maximum switch voltage can result in a lower output power capability, so lower values of V in and R S are desired. Fig. 2 also shows the switch voltage of the conventional circuit, which was illustrated in Fig. 1a . Changes in the input voltage do not affect the specifications of the ideal conventional class E circuit with no parasitic elements. If the R S is considered to be zero, then C gs can be disregarded and (12) can analytically be solved. Then the switch voltage will be obtained as follows [28] .
where, g and h are defined in (10) and (11), respectively, assuming θ 1 is zero. The voltage waveforms of the circuit elements in the designed class E amplifier are shown in Fig. 3 .
The gate-to-source voltage can be divided in three regions. First is 0 ≤ θ < θ 1 when the switch voltage is still zero and the MOSFET is on. Second is θ 1 ≤ θ < π which is described in (9) and the third is π ≤ θ < 2π. In the first region, switch is in the on-state, so the R S along with, C gs and C gd form an RC circuit. Therefore, the gate-to-source voltage could be obtained as
The switch voltage is zero in the first region, hence it causes a delay in the switch voltage waveform, as shown in Fig. 2 . The second region is θ 1 ≤ θ < π, where θ 1 can be obtained from (25) as
In the third region, the initial gate-to-source voltage is V gs (π), while the input voltage is equal to V in . Therefore the gate-to-source voltage increases from V gs (π) to V in and can be calculated as
The MOSFET is still off until the gate-to-source voltage in (27) increases to the threshold voltage. As it is shown in Fig. 3 , the ideal input square waveform is deformed in the gate by input series resistance and input parasitic capacitances. The design parameters could be obtained using (12) and (23) . The parameters correspond to the switch voltage are j, g, V DC , V in , ωRC j0 , ωR S C gs and k. The values of j and ωRC j0 against V DC are shown in Figs. 4a and b. The obtained values satisfy ZVS and ZDS conditions, (12) , (15) and (23) . As seen in Fig. 4a , j is illustrated as a function of V DC using different values of R S and V in , while the other parameters are constant. According to this figure as R S or V in decreases, j reaches to the constant value of −0.567 rad. However, for all of the different values in Fig. 4a , j increases as the DC voltage increases. If the R S is considered to be zero, then the value of V in does not affect the switch voltage and leads to the constant value of j. Fig. 4b shows ωRC j0 as a function of V DC using different values of R S and V in . For each value of ωRC j0 the switch voltage (v s ) and appropriate value of j are obtained using (12) and (15), considering the other parameters are constant.
As the DC supply voltage (V DC ) changes, the appropriate value of ωRC j0 can be found to satisfy (23) . According to the Fig. 4b the value of ωRC j0 will be decreased as the DC supply voltage decreases. The inductive reactance of L x can be defined as [14] ,
j 1 can be defined as follows [14] w 1 = tan
It is seen from (29) that j 1 is a function of switch voltage and parameters which affect the switch voltage. Fig. 4c shows ωXC j0 as a function of ωRC j0 using different values of R S and V in , while the other parameters are constant. The conventional class E circuit results are also shown in Fig. 4 .
Power capability
The output power capability, C P , is generally used to study the output power of a class E PA. The C P is defined as output power, which is produced when the peak switch voltage is equal to 1 V and peak switch current is equal to 1 A. The C P equation can be written as
where, P o,max is the maximum output power which is equal to the input power (V DC × I DC ). Moreover, v s,max is maximum value of switch voltage which appears during the first half period (0 ≤ θ < π), while i s,max is maximum value of switch current which occurs during the second half period (π ≤ θ < 2π). Equation (30) can be rewritten as
where i s,max is equal to I m+ I DC , therefore The relation between v s,max and θ max can be obtained using (12) as
where H is defined as
As it can be seen from (33), v s,max is a function of parameters, which are corresponding to the switch voltage. Fig. 5a shows the v s,max /V DC as a function of V DC using different values of R S and V in . According to this figure, increasing in R S and V in rises the maximum voltage. Fig. 5b shows the i s,max /I DC as a function of V DC . As seen in this figure, as R S or V in decreases, the value of i s,max /I DC reaches to the constant value of 2.86, which is shown in Fig. 5b . According to (31) - (33), the output power capability for the class E PA can be written as (see (35)) Fig. 5c shows the output power capability for the designed class E PA as a function of V DC using different values of R S and V in . According to the figure, it is seen that the output power capability decrease as the R S and V in increase. From (31) it can be concluded that C P is proportional to the inverse of v s,max /V DC , hence when maximum of v s,max /V DC occurs, then minimum of the C P will be achieved. The change in i s,max /I DC is small for V DC of more than 10 V. The C P , v s,max /V DC and i s,max /I DC are constant versus V DC for the conventional circuit, as illustrated in Fig. 5 .
Gate driver circuit
The gate driver is an important block in class E PA design, because the MOSFET will not operate as expected if its input is not driven properly. Therefore, the resulting output stage performance might or might not be acceptable [37] . The driver stage specifications should be well chosen to satisfy the desired design parameters. The average power dissipated at the gate port is defined as
where i in is the input current. The driver equivalent circuit used in this paper is shown in Fig. 6a . According to Fig. 5c more output power capability can be obtained using lower input voltage and input series resistance. As mentioned before, R S represents both MOSET gate resistance and output resistance of the amplifier driver. The MOSFET gate resistance is chosen to be 4.63 Ω according to the PSpice model and the measured output resistance of the amplifier driver is considered. Therefore, the applied circuit provides a 5 V square voltage and 10 Ω of R S . Fig. 6b shows the fabricated circuit of the designed class E PA.
Maximum operating frequency
At high frequencies, the MOSFET output capacitance (C ds ) becomes higher than the external shunt capacitance. The maximum frequency occurs, when intrinsic MOSFET capacitance (C ds ) becomes equal to the external shunt capacitance [38] . ZVS and ZDS conditions should be satisfied in class E amplifier and the upper limit of the operating frequency will occur, when these conditions cannot be further satisfied. In this paper only the intrinsic drain-to-source capacitance, C ds , is assumed and the external shunt capacitance is not considered. The maximum operating frequency can be determined from ωRC j0 by setting f = f max [38] . The effect of DC supply voltage on the maximum operating frequency is shown in Fig. 7 . As can be seen from the figure, the maximum operating frequency for the conventional circuit is constant versus DC supply voltage.
Power conversion efficiency and power gain
Actually, the existence of parasitic resistance in each component leads to power losses. The value of the drain efficiency can be obtained by calculating the total power loss. In this paper, the parasitic resistances of dc-feed inductance (r LRFC ), series resonant circuit (r LC ), and the MOSFET on-resistance (r DS ) are considered. The power conversion efficiency of the amplifier can be written as
while the output power, P out , and the total power loss, P Loss are given as
and P Loss = P r L RFC + P r DS + P r LC .
As seen from (39), P Loss is sum of power losses in each parasitic resistance. The value of P Loss is a function of parasitic resistances, dc-feed inductance current (I DC ), load current (i o ), and switch 
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Simulation and experimental results
In this section, a design example is given to describe the design procedure of a class E PA with proposed considerations and assumptions. The design specifications for the presented PA were input voltage V in = 5 V, DC supply voltage V DC = 12 V, operating frequency f = 1 MHz, input series resistance R S = 10 Ω and loaded quality factor Q = 10. According to Figs. 4a and b the values of j and ωRC j0 were obtained as −0.58 and 0.422, respectively. Therefore, due to the operating frequency and ωRC j0 , the value of load resistance R was obtained as 58.4 Ω. According to considered Q and load resistance, the value of L could be calculated as 93 μH. The value of resonant capacitor C could be achieved after calculating L r and L X using (28) and (29), which was obtained as 310 pF. The peak switch current and voltage were specified using (32) and (33), which were 0.346 A and 48.23 V, respectively. The value of I m was obtained using (20) , subsequently the amplitude of output voltage (v o ) can be calculated as 13 V. The IRF530 power MOSFET from international rectifier was used as a switching device. The parameters of the MOSFET are given in Table 2 and also could be obtained from corresponding PSpice model. The parasitic resistances r LRFC and r LC were measured as 1.3 and 1.7 Ω, respectively, while r DS was considered as 0.16 Ω according to datasheet. The measured efficiency for the designed class E amplifier was 93%. The designed class E PA with obtained parameters was simulated using PSpice software and verified with experimental results. The theoretical, simulated and measured input voltage, gate-to-source voltage, switch voltage and output voltage are shown in Fig. 8 . As it is seen from the figure, the gate-to-source voltage is not ideal square wave and is deformed by the input resistance and capacitances. Moreover, according to the figure, the ZVS and ZDS conditions are satisfied by the switch voltage. The theoretical and simulated results of designed class E PA are mentioned in Table 3 .
Conclusion
Equations for waveforms of the class E PA assuming MOSFET input and output parasitic capacitances have been solved. The MOSFET parasitic output capacitance (C ds ) is assumed non-linear while the input capacitances (C gs and C gd ) are considered linear according to the corresponding MOSFET PSpice model. In addition, the effect of the input resistance on the class E PA specifications has been studied. According to assumptions and considerations, several parameters are added to design equations. The results show that these parameters affect the designed class E PA specifications, such as switch voltage, phase shift and output power capability. For instance, increasing of the R S and V in results in higher maximum switch voltage and lower maximum switch current, while eventually leads to the lower output power capability. A design example is given to describe the design procedure, which was verified from the quantitative agreements among experimental, simulation, and theoretical results. 
